Live Chat with Tek representatives. Available 9:00 AM - 5:00 PM CET.
DDR Electrical Verification and Memory System Debugging
This webinar will explain how to prepare for performing electrical verification testing for DDR-based memory designs in accordance to the latest JEDEC specifications. Learn how to get signal access to memory chips, and execute electrical verification tests with a comprehensive toolset from Tektronix